

Exhibit A1



microunity

MicroUnity Systems Engineering, Inc.

REDACTED

Mark Birittella
Development Building
Cray Research, Inc.
900 Lowater Road
Chippewa Falls, WI 54729

Re: Technology Review Presentation Materials

Dear Mark:

A copy of the presentation materials from the **REDACTED** technology review is enclosed for use by Cray Research, Inc. in accordance with that certain License Agreement between MicroUnity Systems Engineering, Inc. and Cray Research Inc. dated **REDACTED**. Under this agreement, Cray has an obligation to protect information disclosed pursuant to the agreement which is "in written, graphic, machine readable or other tangible form and is conspicuously marked 'Confidential', 'Proprietary' or in some other manner to indicate its confidential nature." The quarterly review presentation materials are confidential information.

Please contact me upon your receipt of this letter to verify proper delivery of the materials. I may be reached at (408) 734-8100.

Sincerely,



Tim Robinson
Director of Systems Engineering

MU 0020319

Enclosure: Copy of the **REDACTED** technology review presentation materials

cc: John Moussouris, MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

Agenda for the Cray Research and MicroUnity Review

REDACTED

Tuesday

2.00 PM Introduction

2.15 PM Process Status
Paul Poenisch

4.00 PM Split for Business Meeting
Discussion

Wednesday

8.00 AM Architecture Update
Craig Hansen
Tom Karzes

10.00 AM Circuits Update
Bill Herndon
Geert Rosseel

11.00 AM Euterpe Implementation
Geert Rosseel
Tim Robinson

12.00 PM Lunch - Discussion

1.00 PM Meeting Concludes

MU 0020320

CONFIDENTIAL

microunity

Confidential

MicroUnity I.C. Process Status

Agenda

- Introduction - process overview
- Historical perspective
- Current facility and equipment status
- Process status
- Current Device Status
- Documentation
- Summary

MU 0020321

CONFIDENTIAL

MicroUnity I.C. Process Status

Key Features of MOBI MOS 1

- 0.5 micron line and space on all layers.
- Advanced, non phase shifting, reticles.
- Maximum non-planarity at photomasking and metal deposition of < 0.15 microns.
- Four routing layers of metal, top two are air bridged.
- Symmetric PMOS and NMOS transistors.
- F_t of bipolar transistors > 40 GHz.

MU 0020322

CONFIDENTIAL

microunity

Key Features of MOBI MOS 1 (continued)

- Package consists of die, space transformer and TAB.
- Metallization is inherently electromigration resistant.

MU 0020323

CONFIDENTIAL

3

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review


Confidential - Proprietary information of MicroUnity

microunity confidential

Pattern file name: "ISOLATION.PF" Created: REDACTED

MU 0020324

CONFIDENTIAL




Pattern file name: 'METAL1XXX.PF' Created: REDACTED


microunity confidential

CONFIDENTIAL

MicroUnity BiCMOS Process Cross Section




Conventional BiCMOS Process Cross Section



MICROUNITY CONFIDENTIAL



Space Transformer Layout



CONFIDENTIAL

MU 0020327

Space Transformer Structure



MU 0020328

Width of line adjusted
for impedance control

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Vendor Process Name	Digital CMOS5	Fujitsu CS-50	HP CMOS-14	IBM CMOS-5S	IBM CHMOS-X "0.6 micron"	Intel EPIC-28E	TI EPIC3	MicroUnity MOSFETs
Example Product First Production	21064A 3Q94	Sparc-2 1Q94	PA7200 4Q94	PPC 601+ 4Q94	PPC 601+ 1Q94	P54C	SSparto	MFP Gallop
Supply Voltage	3.3 V	3.3 V	4.4 V	3.3 V	2.5 V	3.3 V	4.8 V	3.3 V
BICMOS?	no	no	no	no	yes	yes	opt	yes
Gate Length: Drawn (microns)	0.50	0.50	0.55	0.50	0.50	0.50	0.60	0.55
Gate Length: Effective (microns)	0.37	0.45	0.38	0.39	0.25	0.37	0.50	0.47
Gate Oxide Thickness (angstroms)	90	110	120	90	70	80	120	90
No. of Metal Layers	4	3 - 4	3	5	5	4	3	3 - 4
Local Interconnect?	yes	no	no	yes	yes	no	yes	no
Stacked Vias?	no	no	no	yes	yes	no	yes	yes
M1 contacted pitch (microns)	1.5	2.1	1.8	1.4	1.2	1.4	2.0	1.8
M2 contacted pitch (microns)	1.8	2.1	1.8	1.8	1.8	1.7	2.0	1.8
M3 contacted pitch (microns)	5.0	2.1	2.4	1.8	1.8	1.7	2.6	2.4
M4 contacted pitch (microns)	5.0	210	-	1.8	1.8	3.5	-	4.0
Routing Index (square microns)	4.9	4.4	4.3	2.7	2.5	2.9	4.3	4.1
								0.8

MU 0020329


CONFIDENTIAL

MicroUnity Confidential

microunity

CONFIDENTIAL

MU 0020330



INITIAL FAB LAYOUT
11/9/93
REV. 4

Confidential - Proprietary information of MicroUnity

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review

microunity

MicroUnity I.C. Process Status

Historical perspective on MicroUnity's I.C. Fab

■ Time line of events

'93-'94 month	J	J	A	S	O	N	D	J	F	M	A	M	J	J	A	S	O	N	D
Const. Go-ahead	▼																		
Ground Braking	▼																		
1st. Equip. Ord.	▼																		
Facilities Comp.																			
1st Equip. Del.																			
Last Proc. Eq.																			
Last Pack. Eq.																			
Start 1st Test.																			
Start 1st Prod.																			
1st Transistors																			
1st lot out																			
1st Yielding Part																			
1st Pack. Parts																			

CONFIDENTIAL

MU 002031

MicroUnity I.C. Process Status

MicroUnity Fab current status

■ Facilities

- The fab was designed to provide a cleanliness level of class 10 or better.

Currently the fab is running below the class 1 level 95% of the time with occasional excursions to ~ class 10.

- Facilities are 95% built out, 100% by December.
- Temperature tracking +/- 0.25 F.
- Humidity tracking +/- 1% RH.

MU 0020332

CONFIDENTIAL

MicroUnity Fab current status (continued)

■ Equipment

- Photomasking

- One i-line stepper in production operation

- One i-line stepper in qualification

- Resist spin coat capacity adequate for pilot operations

- One additional develop track on order.

- Etch/PECVD/Ion implant

- Two plasma etch systems (ten chambers) and one PECVD system (5 chambers) are in production operation

- One medium current implanter is in production operation.

MU 0020333

CONFIDENTIAL

MicroUnity Fab current status (continued)

■ Equipment (continued)

— Metallization

Two metal evaporators (six pockets each) are in production operation

One lift-off tool is being characterized by engineering and one is waiting bring-up

Two plating stations are up and running (three tanks each, one in use, one ready for fill).

— Diffusion and Epi

Seven vertical diffusion tubes have processes up and running on them and, six have been released to production

MU 0020334

CONFIDENTIAL

MicroUnity Fab current status (continued)

- Equipment (continued)

- Diffusion and Epi (continued)

One epi system is up and released to production for the thin epi layer, thick layer is in engineering evaluation.

- Packaging

Wafer saw, sawed wafer cleaner, wafer mounting station and developmental flip-chip bonder have been released to production

TAB bonder, and airbridge equipment are in engineering evaluation.

MU 0020335

CONFIDENTIAL

MicroUnity I.C. Process Status

Process Status

■ Transistors

- There are several critical alignments in the formation of the transistors (Bipolar and MOS). To date alignment on our single production stepper has been within the 3 sigma plus offset requirement, <0.15.
 - “Poly wafflization” is the method chosen to maintain planarity and CD control at gate/base formation. CD is being gathered now and so far looks good, but more data is needed
- Layout was not adversely effected, SRAM cell is 22 sq. microns, the ECL atom is 96 sq. microns.

MU 0020336


CONFIDENTIAL

microunity

Alignment History

Mean + 3 Sigma Alignment

Stepper #1



CONFIDENTIAL

Process Status (continued)

■ Transistors (continued)


- Source, drain, emitter and collector areas are extended vertically by polysilicon formation between the poly 1 features (SDEC)
- SDEC formation is doable but more work is needed.
- Silicide used is CoSi_2
- Silicide appears to be stable with the metal system in use.
- No testable transistors have reached E-test yet, we expect this to occur within two weeks.

MU 0020338

CONFIDENTIAL

microunity

ECL Atoms




MU 0020339

CONFIDENTIAL

microunity

Analog Device Section



MU 0020340

CONFIDENTIAL


REDACTED Process Review 20

Confidential - Proprietary information of MicroUnity

MicroUnity Systems Engineering, Inc.

microunity

CMOS Atoms



MU 0020341


CONFIDENTIAL

MicroUnity Systems Engineering, Inc. REDACTED Process Review 21

Confidential - Proprietary information of MicroUnity

microunity

RAM Cell



MU 0020342

CONFIDENTIAL


MicroUnity Systems Engineering, Inc. REDACTED Process Review

22

Confidential - Proprietary information of MicroUnity

microunity

SDEC, SDEC Isolation and CoSi₂



MU 0020343

CONFIDENTIAL

microunity

SDEC Isolation close-up



MU 0020344

CONFIDENTIAL

MicroUnity Systems Engineering, Inc. REDACTED Process Review 24

Confidential - Proprietary information of MicroUnity

Process Status (continued)

■ Metallization

- There are two basic metal systems in use for the process:
Ti/Pt/Au and Nb/Au

The Nb/Au system is usable up to 400C* for extended times (longer than 1 hour).

The Ti/Pt/Au system is being used for the initial barrier between the metal systems and the transistors.


- Lift-off is being used to pattern the metal layers
Lift-off of the Ti/Pt/Au stack has been demonstrated
Tests on the Nb/Au stack are just starting
Multi-layer metal demonstrations (space transformer) are underway.

MU 0020345

CONFIDENTIAL

microunity

Metal Short and OPen Test Structure



MU 0020346


CONFIDENTIAL

REDACTED Process Review 26
MicroUnity Systems Engineering, Inc.

Confidential - Proprietary information of MicroUnity

microunity

Metal Lift-off



MU 0020347

CONFIDENTIAL

REDACTED Process Review 27

MicroUnity Systems Engineering, Inc.

Confidential - Proprietary information of MicroUnity

Process Status (continued)

■ Packaging

- Flip-chip bonding

Currently only thermal compression is available - probably not suitable for production devices

AuGe eutectic bonding has been tested, equipment modifications are underway and should testing should resume in about a week

Pb and PbIn solder methods are being evaluated

Production equipment still needs to be specified.

- TAB ILB

Initial tests are complete

System is usable but some issues remain.

MU 0020348

CONFIDENTIAL

— microunity

Process Status (continued)

■ Packaging (continued)

- Air bridge

Initial tests will start next week on forming the air bridge.

CONFIDENTIAL


MU 0020349

29

MicroUnity Systems Engineering, Inc. REDACTED Process Status Review

Confidential - Proprietary information of MicroUnity

Thermocompression Seal Ring



MU 0020350

CONFIDENTIAL

MicroUnity I.C. Process Status

Current Device Status

■ Castor/Pollux

- Process and circuit test vehicle

As of 10/28 there are 17 lots of this device in the line with the lead lot at CoSi₂ patterning mask.

■ Orchis

- Yield and burn-in test vehicle, 1 Mbit SRAM
11 lots in the line, lead lot at SDEC isolation mask.

MU 0020351

CONFIDENTIAL

Current Device Status (continued)

- Calliope
 - Product I/O device
 - 11 lots in the line, lead lot at CoSi₂ patterning mask.

- Euterpe
 - Product MPU

This product is currently in final baseplate verification, we expect reticles for it by mid to late November.

MU 0020352

CONFIDENTIAL

MicroUnity I.C. Process Status

Documentation

■ Design Rules

- Currently in revision 4.4, 163 pages.
- Next revision, 5.0, is due out after initial lots are completed through the line.

■ SPICE Model

- Current model based on process (SUPREM-4) and device (PISCES-2B) simulations and device characterization from earlier foundry devices.
- Models are at the BSIM-2 level.

MU 0020353

CONFIDENTIAL

Documentation (continued)

■ Process Specifications

- All process specifications are on-line in the CIM system
- The specifications are being written as the process step are stabilized, currently most process steps are running without formal specifications.

■ CIM System

- The system is being written in house, it is a graphically based data base system.
- Lots are currently tracked and operations verified on the system, lot and equipment comments are being recorded.
- Video input and equipment status logs are planned.

MU 0020354

CONFIDENTIAL

MicroUnity I.C. Process Status

Summary

- All process equipment is in and running
- Transistors to E-test are expected within about two weeks
- First lots are expected out by the end of November
- First yield should occur within three weeks of the completion of the first lots
- First packaged parts (for physical tests) should be complete by the end of November

MU 0020355

CONFIDENTIAL

Summary (continued)

- Process issues to be addressed at this time include:
 - Spacer etch time optimization.
 - SDEC etch back time optimization.
 - Implant adjustment to meet device specifications.
 - Metal lift-off profile control interactions with dielectric stack.
 - Flip-chip bond method evaluation.
 - TAB LB equipment issues (auto align and TAB finger placement).
 - Air bridge process bring up.

MU 0020356

CONFIDENTIAL

— microunity —

Characteristics

- Byte addressing, 64-bit virtual address space
 - 8-, 16-, 32-, 64-, 128-bit memory transfers
- 64-bit general registers
- 32-bit, aligned instructions
- Simplest possible user state
- High-bandwidth memory
- Precise exceptions

CONFIDENTIAL


MU 0020357

CCH
REDACTED

MicroUnity Systems Engineering, Inc.

microunity —

Terpsichore memory structure



CONFIDENTIAL

MU 0020358


REDACTED

COH

MicroUnity Systems Engineering, Inc.

microunity

Euterpe memory structure



MU 0020359

CC#

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity —

Euterpe subset implementation

- no floating-point
- no interprocessor communications
- no strong/sequential memory ordering
- no unaligned memory access
- 2 Hermes channels, subset of full Hermes interleaving patterns: no octlet and no multiprocessor interleaves
- no EGFMUL64, G{,U}DIV,
G{,U}MUL{,ADD},ADD,SUB,SET}.{2,4}

MU 0020360

CCH

REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Superscalar Pipeline



MU 0020361

CCW

REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity —

SuperString Pipeline



MU 0020362

CCH

REDACTED



CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunit

Superspring Pipeline



MU 0020363


CONFIDENTIAL

REDACTED

MicroUnity Systems Engineering, Inc.

microunity

SuperThread Pipeline



MU 0020364

CCH

REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity -

User state



CONFIDENTIAL

REDACTED


CCH

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

SuperThread state



CCH

REDACTED

CONFIDENTIAL


MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MicroUnity

Data Representation

Memory



CONFIDENTIAL

MU 0020367

CCH


REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Fixed-Point Data Sizes



CONFIDENTIAL

CCH

REDACTED


MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020368

microunity

Floating-point Data Sizes



CONFIDENTIAL

MU 0020369

OCH
REDACTED

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microUnity

Instruction Formats

31	24	23	0
	major	ra	imm
8			

31	24	23	18	17	0
	major	ra	rb	rc	imm
8					

31	24	23	18	17	12	11	0
	major	ra	rb	rc	rd	imm	
8							

31	24	23	18	17	12	11	6	5	0
	major	ra	rb	rc	rd	imm			
8									

31	24	23	18	17	12	11	6	5	0
	major	ra	rb	rc	rd	imm			
8									

CCH
REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

MU 0020370

CONFIDENTIAL

microunity

Major Operation Codes

MAJOR	0	32	64	96	128	160	192	224
0	ERES	GSHUFFLEI	FMULADD16	GMULADD1	LJ16LAI	SAAS64BAI	EADDIO	BFE16
1	ESHUFFLEMUX	GSHUFFLEMUX	FMULADD32	GMULADD2	LJ16BAI	SAAS64BAI	EADDIUO	BFNU16
2	EMDEPI	GSELECT8	FMULADD64	GMULADD4	LJ16LI	SCAS64BAI	ESETIL	BFNUGE16
3	EMUX	GMDEPI	GMULADD8	GMULADD6	LJ16BAI	SCAS64BAI	ESETGE	BFNU16
4	E6MUX	GMUX	FMULSUB16	GMULADD16	LJ32LAI	SMAS64BAI	ESETIE	BFE32
5	EGFMUL64	G8MUX	FMULSUB32	GMULADD32	LJ32BAI	SMAS64BAI	ESETIE	BFNU32
6	ETRANSPOSEMUX	GGFMUL8	FMULSUB64	GMULADD64	LJ32LI	SMUX64BAI	ESETIUGE	BFNUGE92
7	ESWIZZLE	GTRANSPOSEMUD	GEXTRACT128	GMULADD64	LJ32BI	SMUX64BAI	ESUBIO	BFNU32
8					L16LAI	S16LAI	ESUBIUO	BFE64
9					L16BAI	S16BAI	ESUBIUO	BFNU64
10					L16LI	S16LI	ESUBIL	BFNUGE64
11	EDEPI	GSWIZZLE COPY	GUMULADD4	GUMULADD4	L16BI	S16BI	ESUBIGE	BFNU64
12	EUDEPI	GSWIZZLE SNAP	GUMULADD8	GUMULADD8	L32LAI	S32LAI	ESUBIE	BFE128
13	EWTHI	GUDEPI	GUMULADD16	GUMULADD16	L32BAI	S32BAI	ESUBINE	BFNU128
14	EWTHI	GWTHI	GUMULADD32	GUMULADD32	L32LI	S32LI	ESUBIUL	BFNUGE128
15			GUMULADD64	GUMULADD64	L32BI	S32BI	EADDI	BFNU128
16			GUEXTRACT128	GUEXTRACT128	L64LAI	S64LAI	EXORI	BL/BLZ
17			GEXTRACTACTI	GEXTRACTACTI	L64BAI	S64BAI	EORI	BGE/BGEZ
18			GEXTRACT16	GEXTRACT16	L64LI	S64LI	EANDI	BE
19			GEXTRACT32	GEXTRACT32	L64BI	S64BI	ESUBI	BNE
20			GFMULADD16	GFMULADD16	L128LAI	S128LAI	ENORI	BUL/BGZ
21			GFMULADD32	GFMULADD32	L128BAI	S128BAI	ENANDI	BGATEI
22			GFMULSUB16	GFMULSUB16	L128LI	S128LI		
23			GFMULSUB32	GFMULSUB32	L128BI	S128BI		
24			GFMULSUB64	GFMULSUB64	L8I	S8I		
25			GFMULSUB128	GFMULSUB128	LUBI	S8I		
26			G.1	G.1				
27			G.2	G.2				
28			G.8	G.8				
29			GF.16	GF.16				
30			GF.32	GF.32				
31			GF.64	GF.64				
			GF.128	GF.128				
					L.MINOR	S.MINOR	E.MINOR	B.MINOR
							ECOPY1	BLINK1

MU 0020371

COH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Minor Operation Codes: F, GF

F.size	0	8	16	24	32	40	48	56
0	FADD.N FSUB.N FMUL.N FDIV.N F.UNARY.N	FADD.T FSUB.T FMUL.T FDIV.T F.UNARY.T	FADD.F FSUB.F FMUL.F FDIV.F F.UNARY.F	FADD.C FSUB.C FMUL.C FDIV.C F.UNARY.C	FADD FSUB FMUL FDIV F.UNARY	FADD.X FSUB.X FMUL.X FDIV.X F.UNARY.X	FSETE,X FSETNUE,X FSETNGEX FSETNUL,X	
1								
2								
3								
4								
5								
6								
7								

GF.size	0	8	16	24	32	40	48	56
0	GFADD.N GFSUB.N GFMULT.N GFDIV.N GF.UNARY.N	GFADD.T GFSUB.T GFMULT.T GFDIV.T GF.UNARY.T	GFADD.F GFSUB.F GFMULT.F GFDIV.F GF.UNARY.F	GFADD.C GFSUB.C GFMULT.C GFDIV.C GF.UNARY.C	GFADD GFSUB GFMULT GFDIV GF.UNARY	GFADD.X GFSUB.X GFMULT.X GFDIV.X GF.UNARY.X	GFSETE,X GFSETNUE,X GFSETNGEX GFSETNUL,X	
1								
2								
3								
4								
5								
6								
7								

GF.UNARY.size.r	0	1	2	3	4	5	6	7
	GF.ABS GF.NEG GF.SQR				GF.SINK GF.FLOAT GF.INFLATE GF.DEFLATE			

F.UNARY.size.r	0	1	2	3	4	5	6	7
	F.ABS F.NEG F.SQR							

MU 0020372

CONFIDENTIAL
REDACTED

CCII

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Minor Operation Codes: E, G

E_MINOR	0	8	16	24	32	40	48	56
0	EADD0	ESUB0	EANDN	EADD	ESUB	ESHIL0	ESHRI	
1	EADD0	ESUB0	EXOR	ESHLO	ESHLU0	ESHIL0	ESHRI	
2	ESETL	ESUBL	EOR	ELMS	EULMS	EUSHRI		
3	ESETGE	ESUBGE	EAND	EASUM	ESELECT8	EROTR1		
4	ESETE	ESUBE	EORN	EROTL	ESHFL1	ESHLI		
5	ESETNE	ESUBNE	EXNOR	ESHRL	EMSHR			
6	ESETUL	ESUBL	ENOR	EROTR				
7	ESETUGE	ESUBGE	ENAND					

G_size	0	8	16	24	32	40	48	56
0		GMUL	GANDN	GADD	GEXPAND	GSHR		
1		GUMUL	GXOR	GCMPRESS	GUEXPAND	GUSHR		
2		GDIV	GOR	GCMPRESS	GUEXPAND	GUSHR		
3	GSETL	GUDIV	GAND	GROTL	GEXPAND	GROTR		
4	GSETGE	GSUB	GORN	GSHR	GUEXPAND	GUEXPRESS		
5	GSETE		GNOR	GROTR	GSHL	GUCOMPRESS		
6	GSETNE		GNAND		GUSHR	GUCOMPRESS		
7	GSETUL				GMSHR	GMSHR		
	GESETUGE							

MU 0020373

CCH REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Minor Operation Codes: L, S, B

L,min	0	8	16	24	32	40	48	56
0	L16LA L16BA	L16LA L16BA	L64LA L64BA L64L	L8 LU8				
1	L16L	L16L	L64B					
2	L16B	L16B	L128LA					
3	L32LA	L32BA	L128BA					
4	L32BA	L32L	L128L					
5	L32L	L32B	L128B					
6								
7								

S,min	0	8	16	24	32	40	48	56
0	SAAS64LA SAAS64BA	S16LA S16BA	S64LA S64BA S64L	S8				
1	SCAS64LA	S16L	S84B					
2	SCAS64BA	S16B	S128LA					
3	SMAS64LA	S32LA	S128BA					
4	SMAS64BA	S32BA	S128BA					
5	SMUX64LA	S32L	S128L					
6	SMUX64BA	S32B	S128B					
7								

B,MINOR	0	8	16	24	32	40	48	56
0	BLINK B.DOWN							
1								
2								
3								
4								
5								
6								
7								

MU 0020374

CCN REDACTED

CCN

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Branches

- Non-delayed branches
- Fixed-point compare and branch
 - equal, not equal, less, or greater/equal
 - two-operand signed or unsigned compare
 - bitwise and, then compare vs. zero
- Floating-point compare and branch

Classic comparisons

IEEE-aware comparisons

half, single, double, or quad precision

- Unconditional branch

pc+offset or register

save link (register 0)

REDACTED

CCH

MU 0020375

CONFIDENTIAL

microunity

Floating-point Compare

Mnemonic		Branch taken if values compare as:				Exception if unordered
code	C	Unordered	Greater	Less	Equal	
E	==	F	F	F	T	no
NUGE	?>=	F	F	T	F	no
NUL	?<	F	T	F	T	no
UL	?<	T	F	T	F	no
UGE	?>=	T	T	F	T	no
NE	!=	T	T	T	F	no
LNGE	<,!>=		F	T	F	yes
GENL	<,!>		T	F	T	yes

CONFIDENTIAL

MU 0020376

CCN

REDACTED

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

— microunity —

Privilege-level crossing branches

- Four privilege levels held in least-significant peck of PC
- Branch gateway
 - secure equivalent to L128LI+B+increase in privilege
- Branch down
 - secure equivalent to B+decrease in privilege
- Branch back
 - secure equivalent to L128LI+B+decrease in privilege
 - permits complete restoration of register state after event

MU 0020377

CCII

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Loads, Stores

- Byte addressing
- Big-endian or little-endian
- Byte, doublet, quadlet, octlet, hexlet
- Signed or unsigned (byte, doublet, quadlet)
- Aligned or unaligned (doublet, quadlet, octlet, hexlet)
- Base register + 12-bit signed offset
- Base register + index register
- Large immediates are loaded, not constructed

CONFIDENTIAL

MU 0020378

OCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Synchronization

- Sequentially consistent and weak ordering
 - Specified in TLB entry
 - Synchronization operations always sequentially consistent
- Aligned octlet operations
- Swap (load mem->reg, store reg->mem)
- Add (load mem->reg, add reg+mem->mem)
- Compare&Swap (load mem->reg, compare reg<->reg, if equal, store reg->mem)
- Masked-write (load mem->reg, mux:mask,reg,mem->mem)

microunity

Fixed-point

- Shifts, add, subtracts
- Explicit overflow checking
- Bitwise logical operations
- Compare and set boolean
- Register or 12-bit signed immediate
- Integer multiply and divide

CONFIDENTIAL

MU 0020380

CONFIDENTIAL
REDACTED

CGH

MicroUnity Systems Engineering, Inc.

microunity —

Floating-point

- Half, single, double, quad precision
- Add, sub, mul, div, sqr, abs, neg
- Combined multiply, add/subtract
- Format conversions
- Explicit rounding selection
- Explicit exception handling
- Explicit inexact checking

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

MU 0020381

CONFIDENTIAL

microunity

Special-Purpose Instructions

- Find most significant one
- Count ones
- Bitwise multiplex
- Deal & Shuffle
- Gather & Scatter
- Galois Field Multiply

MU 0020382

CONFIDENTIAL

GCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity —

Find most/least significant one

E.ULMS rc,ra

```
t ← REG[ra]
if t = 0
    res ← -1
else
    res ← i :: (ti = 1 and t63..i+1 = 0)
endif
REG[rc] ← res
```

Most-significant:

E.ULMS rt,rs

Least-significant:

E.ADDI	rt,rs,-1
E.ANDN	rt,rt,rs
E.ULMS	rt,rt

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020383

microunity

Count Ones

E.ASUM rc,ra,rb

```
t ← REG[ra] & REG[rb]
res ← 0
for i ← 0..63
    res ← res + t
endfor
REG[rcl] ← res
```

Count Ones:

E.ASUM rt,rs,rs

REDACTED

CCN

CONFIDENTIAL

CONFIDENTIAL

MU 0020384

MicroUnity Systems Engineering, Inc.

microunity

Multiplex

E.MUX rd,ra,rb,rc

$t \leftarrow \text{REG}[ra]$
 $\text{REG}[rd] \leftarrow (t \& \text{REG}[rb]) \mid (\sim t \& \text{REG}[rc])$

G.MUX rd,ra,rb,rc

$t \leftarrow \text{REG}[ra] \parallel \text{REG}[ra+1]$
 $\text{REG}[rd] \parallel \text{REG}[rd+1] \leftarrow \begin{cases} (t \& (\text{REG}[rb] \parallel \text{REG}[rb+1])) \\ (\sim t \& (\text{REG}[rc] \parallel \text{REG}[rc+1])) \end{cases}$

CCII
REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.


CONFIDENTIAL

MU 0020385

microunity

Galois Field Arithmetic

- E.GFMUL.64
GF(2^{64}) multiply
64-bit polynomial multiply-divide
- G.GFMUL.8
GF(2^8) multiply
8-bit polynomial multiply-divide



CONFIDENTIAL

MU 0020386

OCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Group (DSP) Operations

- Designed to be accessible to compilers
- Operate on 128 bit vectors
- Fixed-point data sizes 1, 2, 4, 8, 16, 32, 64 bits
- Floating-point data sizes 16, 32, 64 bits
- Multiply, add/subtract, shift/rotate
- Combined multiply, add/subtract
- Flexible size and format conversion

CCW

REDACTED

CONFIDENTIAL


MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020387

microunity

Group Add



CONFIDENTIAL

MU 0020388

CC-H
REDACTED


MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity —

Group Compress, Extract

- Group Compress: 128 bits to 64 bits
 - immediate and dynamic shift amounts for all sizes: 1-64 bits
- Group Extract: 256 bits to 128 bits
 - immediate shift amounts for all sizes: 1-128 bits
 - dynamic shift amounts for 128 bits



CONFIDENTIAL

MU 0020389

REDACTED


CCII

MicroUnity Systems Engineering, Inc.

microunity

Group Expand

- Group Expand: 64 bits to 128 bits
 - immediate and dynamic shift amounts for all sizes: 1-64 bits
 - signed and unsigned expand



CONFIDENTIAL
REDACTED

CCM

CONFIDENTIAL


MU 0020390

MicroUnity Systems Engineering, Inc.


microunity

Group Deal, Shuffle

- Group Deal: 128 bits to 128 bits



- Group Shuffle: 128 bits to 128 bits



CONFIDENTIAL

MU 0020391

REDACTED

CCH


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity —

Group Shuffle

- General form: GSHUFFLE $I.2^x.2^y.2^z$



$$imm = (x^3 - 3x^2 - 4x)/6 - (z^2 \cdot z)/2 + xz + y + 1$$

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020392

microunity

Group Shift

- Group Shift: 128 bits
 - shift or rotate at 2, 4, 8, 16, 32, 64, 128 bit granularity
 - dynamic: ROTL, ROTR, SHL, SHR, USHR, MSHR
 - immediate: ROTRI, SHLI, SHRI, USHRI, MSHRI
- Group Deposit/Withdraw: 128 bits
 - deposit or withdraw at 2, 4, 8, 16, 32, 64, 128 bit granularity
 - field_size from 1..size, shift_amount from 0..field_size
 - immediate field_size and shift_amount only
 - DEPI, UDEPI, WTHI, UWTHI, MDEPI

CCN

REDACTED

CONFIDENTIAL


CONFIDENTIAL

MU 0020393

microunity

Group Swizzle (Copy-Swap)

- Group Swizzle (Copy-Swap): 128 bits
 - copy and/or swap at 1, 2, 4, 8, 16, 32, 64 bit granularity



CCH

REDACTED

CONFIDENTIAL


MicroUnity Systems Engineering, Inc.

CONFIDENTIAL



MU 0020394

microunity


Group Permute



Benes network: multistage permutation
4-mux, 3 stage 4-mux, two-dimensional (3-stage)



16-mux, two-dimensional (3-stage)



MU 0020395

COH

REDACTED

MicroUnity Systems Engineering, Inc.


CONFIDENTIAL

CONFIDENTIAL

microunity

Group Permute

- two dimensional network
 - 8-mux, 16-mux, 8-mux
 - same network used for shifts, rotates, shuffles, permute
 - network itself capable of arbitrary permute, but instructions can't provide sufficient control bits in a single instruction
 - G.SELECT.8
 - 128 bits data, 4x16=64 bits control
 - 16-way mux, byte-level granularity: complete byte permute
 - 16-mux



MU 0020396

CCH

REDACTED

microunity Systems Engineering, Inc.

CONFIDENTIAL

CONFIDENTIAL

microunity

Group Permute

- G.SHUFFLEI.4MUX
 - 128 bits data, 2x64 bits control
 - 4-way mux with shuffle
 - 3 passes perform complete 16-bit permute
 - 5 passes perform complete 64-bit permute
- G.8MUX, G.TRANSPOSE.8MUX
 - 128 bits data, 3x64 bits control
 - 8-way mux with optional transpose (triple shuffle)
 - 3 passes perform complete 64-bit permute

MU 0020397

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity —

System Facilities

- All system state memory-mapped
- All system code can be compiled
- Lightweight exception and event handling
- Protected gateways
- Virtual-addressed, virtual/physical-tagged internal caches
- Internal buffer memory
 - Cache tags
 - Interprocessor communication buffers
 - I/O transfer buffers

MU 0020398

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Virtual Memory

- Arbitrary virtual to physical maps
 - any page size
 - frame buffer, physical kernel spaces use one TLB entry each
 - allocation of physically interleaved memory to virtual space
- 64-bit virtual addresses
- Virtual caches with support for aliases
 - up to 4 privilege levels, in TLB
 - up to 16 bit address space identifiers
 - asid part of virtual address

MU 0020399


CONFIDENTIAL

CONFIDENTIAL
REDACTED

MicroUnity Systems Engineering, Inc

Need VM space be > 64 bits?

- 64 bit space is more than large enough
- Segmentation vs matching
- UNIX fork requires process-local addressing
 - kernel and library code prefers global addressing



CONFIDENTIAL

REDACTED


OGI

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Translation Block Diagram



MU 0020401

CONFIDENTIAL


CCH
REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

MicroUnity

Translation Lookaside Buffer



CONFIDENTIAL

MU 0020402

REDACTED


CH

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity —

Protection information



- r,w,x,g: minimum privilege for access
- cc: cache control
 - 0: cached, 1: coherent, 2: noallocate 3:physical
- cs: coherence state
 - 0: read, 2: write, 1: replace
- p: priority, d: detail, s: sequential

MU 0020403

CONFIDENTIAL

CCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

— microunity —

Exceptions and Events

- Exceptions post events
- Events handled via minimal context switch
 - program counter and general register saved in D memory
 - Multiple events remain queued in event register
 - program counter & general register loaded from D memory
- Memory-mapped resources
 - Event register
 - Suspended thread's program counter & general register
- Precise exceptions, never masked

MU 0020404

CONFIDENTIAL

CCH

REDACTED

CONFIDENTIAL

microunity Systems Engineering, Inc.

microunity

I/O structure

- Data moved by loads & stores (no DMA)
- Movement via event thread
- External interface chips - "Calliope"
 - buffer memory
 - buffer processor
 - timing generator
 - device formatters
 - device-specific interfaces

MU 0020405

CONFIDENTIAL

CCH

REDACTED


CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Calliope buffer memory and processor

Calliope buffer space



MU 0020406

GCH

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

microunity

Summary

- Full 64-bit general-purpose architecture
- Gigaflop supercomputer performance
- DSP capable of video and audio
- Powerful and flexible Gigabit I/O system

MU 0020407

CCH

REDACTED

CONFIDENTIAL

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Mux operations viewed as functions on bit indices

- An arbitrary mux operation may be viewed as a function on the bit index:

$$\text{dest}[i] \leftarrow \text{src}[f(i)]$$

- The number of high index bits preserved by the function determines the “outer” group size.
- The number of low index bits preserved by the function determines the “inner” group size.

CONFIDENTIAL


MU 0020408

microunity

- For a 128-bit datapath, a bit index is 7 bits wide. If we preserve 2 high-order index bits, then we are operating on 4 groups of 32 bits. If we further preserve 3 low-order index bits, then we are operating on 8-bit groups within each 32-bit group.



This corresponds to an “outer” group size of 32 and an “inner” group size of 8.



MU 0020409

CONFIDENTIAL

microunity

- A “copy” operation, on bits, pecks, nibbles, etc., corresponds to setting a consecutive sequence of index bits to constant values.
- A reversal, or “swap”, operation on bits, pecks, nibbles, etc., corresponds to complementing a consecutive sequence of index bits.
- A rotate operation corresponds to performing modular addition on a consecutive sequence of index bits.
 - Zero fill and sign extend can be achieved through minor modifications of this.
 - Expand and compress operations can be achieved by additionally performing right or left shifts on the high-order index bits.

CONFIDENTIAL

MU 0020410

MicroUnity Systems Engineering, Inc. Mux operations viewed as

- A shuffle/deal operation corresponds to performing a rotation on a consecutive sequence of index bits.
 - Viewed as any power-of-two rectangular matrix, a transpose of that matrix corresponds to a perfect shuffle/deal of some order.
 - Viewed as any power-of-two n-dimensional rectangle, an arbitrary transposition of the dimensions corresponds to a permutation on a consecutive sequence of index bits. Although it is possible to implement this generality, the encoding is somewhat cumbersome and requires too many bits to fit in an immediate.
- All of these functions on bit indices seem fairly easy to compute. However, a full crossbar for performing the data muxing is expensive to build. Is there a cheaper way?

CONFIDENTIAL

MU 0020411

General permutation algorithms

- It can be shown that an arbitrary permutation of W bits can be performed by first arranging the data in an n -dimensional rectangle whose sides correspond to the factors of W . The permutation can then be achieved by performing a sequence of independent permutations along each dimension, followed by a second sequence of independent permutations which follows the dimensions in the opposite order, i.e., $d_1, d_2, \dots, d_n, d_{n-1}, \dots, d_1$. This is a sequence of $2^n - 1$ permutations.

MU 0020412

CONFIDENTIAL


- The case we're interested in is the 2-dimensional case. When arranged as a rectangle, an arbitrary permutation can be achieved by performing the following sequence of operations:
 - a. Perform a set of independent row permutations on the data.
 - b. Perform a set of independent column permutations on the data.
 - c. Perform a set of independent row permutations on the data.
- If the row and column permutation operations are replaced with mux operations, some copying may also be achieved (although not all cases can be handled).

MU 0020413

CONFIDENTIAL

The XLU datapath

- Since our machine datapath is 128 bits wide, we are building a permutation network based on a 16×8 rectangle:



16 rows

8 columns

MU 0020414

CONFIDENTIAL

- Data enters along the rows. Each row has 8 data buses.
- Stage 1 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. The results are placed on a set of data buses which run along the columns, with 16 buses per column.
- Stage 2 consists of performing a 16:1 mux operation on each bit from the 16 data buses in its column. The results are placed on a set of data buses which run along the the rows, with 8 buses per row,
- Stage 3 consists of performing an 8:1 mux operation on each bit from the 8 data buses in its row. Data leaves along the rows.

MU 0020415

CONFIDENTIAL

XLU datapath control

- Since each bit has two 8:1 and one 16:1 mux operations performed on it, we would need $128 * (2*3 + 4)$ encoded mux selects to perform all of these operations in the obvious way. This is 1280 independent mux controls. This seems like too much control logic and wiring.
- We can improve on this by generating multiple sets of control signals which are shared along columns (stages 1 & 3) or rows (stage 2), and a set of control selects which is shared along rows (stages 1 & 3) or columns (stage 2).

CONFIDENTIAL

MU 0020416

- The control for each bit is generated locally by performing an independent mux operation on each of the control bits being shared by that row or column.

For example, for a given bit in stage 1, there are two 3-bit shared control buses in its column, and a 3-bit shared control select bus in its row. Each of the 3 control select bits selects one of the two corresponding control bits. The resulting 3-bit value is then decoded and used to control the 8:1 mux for that bit.

- This breakdown of the XLU control into shared row and column signals significantly reduces the amount of control logic and wiring for the XLU.

CONFIDENTIAL

MU 0020417

XLU placement and routing


- It is initially intuitive to think of the stage 1, 2, and 3 muxes for a given bit being in close physical proximity to one another. However, this is not necessary. The data flow from stage 1 to stage 2 is along columns, so the stage 1 and stage 2 muxes for a given bit must be in the same column. The data flow from stage 2 to stage 3 is along rows, so the stage 2 and stage 3 muxes for a given bit must be in the same row. This still leaves room for four basic placement strategies.

CONFIDENTIAL


MU 0020418

microunity


- Both a and b have the undesirable property that the data coming in and out isn't aligned with the rest of the datapath.
- Placement c has the advantage that some of the row wires don't need to coexist as they would in d. This is the placement we are using.




a



b



c



d

MU 0020419

CONFIDENTIAL

MicroUnity Systems Engineering, Inc. XLU placement and routing

XLU functional control

- The shared row and column control signals for the XLU are generated by several independent control modules, each of which is specific to a particular class of operations. For example, shuffle control, shift/rotate control, copy/swap control, etc.
- These control signals are then selected by a mux operation. The outputs of these mux operations are the shared row and column control signals used for the XLU datapath control.

MU 0020420

CONFIDENTIAL

Random little details

- The XLU also performs a load alignment function. This function bypasses the normal stage 1 mux operation, and is instead muxed into the datapath at the end of stage 1.
- While stages 1 and 2 use two sets of control signals, stage 3 uses three in order to handle sign extension. In addition, an additional pair of control signals is used to implement the shufflemux family of instructions. These additional control buses are shared between the high and low 64 bits of the datapath.

MU 0020421

CONFIDENTIAL


- Stage 3 also performs zero/merge fill for some of the shift-related instructions. This is achieved by selecting shared column control signals with shared row selects, and using the result to determine whether the result should be taken from the main datapath or the fill bus.

MU 0020422

CONFIDENTIAL

TITLE: B51 (BIT 0)


§§§ Confidential information of MicroUnity. Provided pursuant to REDACTED agreement
ENGINEER: TMK DATE: LAST MODIFIED: REDACTED REV: NO/ABREV



StdS Confidential information of MicroUnity.
ENGINEER: TJK


REDACTED agreement
ST. MODIFIED=
REDACTED **REDACTED** REV. NOABBREV

Stage 2, bit 0




Stage 3

bit 0




MU 0020425

bit 64




CONFIDENTIAL

TITLE: XPATH




CONFIDENTIAL

MU 0020427



FF CHANGES EVERY 800PS
1600PS PERIOD CLOCK
@00




FF CHANGES EVERY 800PS
1600PS PERIOD CLOCK

MICROUNITY CONFIDENTIAL

CONFIDENTIAL

MU 0020428



	cond	Id (ps)	r1=400mV/u00ua=1K	d11/dc1 (ps/fF)	d12/dc1	d11/dc2	d12/dc2	c11	c12	f1n	f1n2	f1ng	f1n2g
comp li=8/16	1	569	628	1.23	0.96	1.19	1.04	49f	49f	16	4	8	2
	2	630	676	1.23	0.98	1.19	1.06	99f	49f	16	4	8	2
	3	628	680					49f	99f	16	4	8	2
	4	690	729					99f	99f	16	4	8	2
10 comp li=1/1	5	447	530	0.94	0.63	0.85	0.76	49f	49f	1	1	1	1
	6	494	562	0.95	0.64	0.86	0.78	99f	49f	1	1	1	1
	7	489	569					99f	99f	1	1	1	1
	8	537	601					49f	99f	16	4	8	2
o comp li=8/16	9	444	823	0.95	1.55	0.83	1.84	49f	49f	16	1	8	1
	10	491	900	0.96	1.57	0.84	1.87	99f	49f	16	1	8	1
	11	485	915					49f	99f	16	1	8	1
	12	533	994					99f	99f	16	1	8	1

MICROUNITY CONFIDENTIAL

Circuit Speed/Power Optimization

- Motivation
- Timing-Driven Power Optimizer
- Simplified Delay Modelling
- Problems with Simple Models
- Improved Delay Modelling

Motivation

- Chip speed is limited by the slowest path
 - Need tuned drive strengths to guarantee speed
- Power of constant-current circuits is proportional to drive strength
 - Getting the most performance/Watt requires careful gate-level power tuning on a per-path basis
- Wire load dominates most nets and is indeterminate until after place & route
- Gate area is proportional to drive strength
 - Need iterative speed/power optimization

Timing-Driven Power Optimizer (t_{opt})


Given a cycle time goal:

- Analyze the delay of every single-cycle path between flip-flops
- Determine the minimum-allowed signal level for unspecified paths
- Replace the gates in the path with ones which minimize area and power
- Try to make all paths critical!

Simplified Delay Modelling

MU 0020432

CONFIDENTIAL



$$T_{Delay} = T_{Int} + \log(2) * R_{Gate} * C_{Load}$$

Problems with Simple Models

MU 0020433

CONFIDENTIAL

- Real gates are sensitive to input slope
 - Many cell libraries forced to use worst-case (i.e. slowest) input slopes to guarantee performance by overpowering
- Poor input slope increases both T_{int} and output slope
 - $0.7*R*C$ doesn't tell the whole story of load dependence
- Slope-dependent effects much worse for some gates
 - Wide OR gates with shifted references are especially bad
 - $\frac{-t}{RC}$
- Output waveforms do not always act like e^{-t}
 - Difficult to model slope with simple equations


Example - FF drives OR/NOR

MU 0020434

CONFIDENTIAL

 Φ_B

Out



What are the delay and slope of the flip-flop output?

MicroUnity Systems Engineering, Inc. Example - FF drives OR/NOR

6

Confidential - Proprietary information of MicroUnity

topt Delay Model

Gate delay is table-derived function of

- Driving gate (i.e. which set of tables *topt* chooses)
- Output load capacitance
- Driven gate fanin (models impact of poor slope)
- Driven gate type (combinatorial or sequential)
 - Flip-flops assumed not to pass bad slopes, but require larger input transitions to satisfy latching constraints

Lump all slope-dependent effects upon delay of driving gate, but attempt to model it in context as best as we can.

topt Delay Calculation

```
foreach net in path
    C_net = wire capacitance +  $\sum$ (gate input capacitance)
    Dly_tbl = f(driving_gate, driven_gate_type,
                driven_gate_famin)
    Stage_dly = linear interpolation between delays of
                bracketing C_net entries in Dly_tbl
    Path_dly = Path_dly + Stage_dly
endfor
```

MU 0020436


CONFIDENTIAL

8

Delay Simulation

MU 0020437

CONFIDENTIAL



Insertion delay model:


$$\text{■ } T_{\text{Delay}} = T_{\text{Meas}} - T_{\text{Ref}}$$

Delay Model Complications

- If driven gate is combinatorial, add measured delay to compensate for slowing its output slope
- If driven gate is sequential, its (slave) output slope is assumed to be independent of input slope, but T_{Meas} and T_{Ref} measured to 50mV differential at the latch feedback nodes
- Due to similarity of many gates, there are relatively few driven-gate combinations to simulate

microunity

Euterpe Block Diagram



MU 0020439

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL


REDACTED

microunity

Non-blocking Load Buffer

MU 0020440

CONFIDENTIAL




REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

Main Pipeline




MU 0020441

CONFIDENTIAL

CONFIDENTIAL

Confidential - Proprietary information of MicroUnity - Do not reproduce 29

MU 0020442



microunity

MU 0020443

CONFIDENTIAL

Mask Data Processing

- In-house tool, "visimm" used for all back-end mask data processing.
- Derived layer synthesis (uses geometric AND, OR, grow/shrink etc.)
- Wafflization & perforation of metal layers to regulate pattern density.
- Computation of airbridge support structures.
- DRC checking of all derived data.
- Computation of Optical Proximity Correction (OPC) features: serifs, scattering bars, anti-scattering bars.
- Application of mask-vendor-specific feature biases.
- Direct output of MEBES pattern format, with automatic arrayed figure compaction.
- Post-fracture readback XOR check of pattern data.
- Complete MEBES job deck synthesis: composite reticle contains scribe frame, die patterns, bar code, fiducial/alignment marks etc.

REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

microunity

Mask Data Processing

- Typical 28-layer reticle set contains around 6 billion rectangles.
- Figure compaction often achieves < 2 bytes per rectangle (uncompacted MEBES is 8 bytes per rectangle minimum).
- Fracturing is run on a 4-CPU SGI Challenge machine with 2GB of physical memory. An entire mask set can be fractured (including post-fracture DRC & XOR checks) in 2-3 weeks.
- 68 production reticle tapes issued to date.
- In-house pattern file viewer, "mebesview" supports instant examination of fracture results, automatic overlay of DRC/XOR flags, "pushbutton" hardcopy on PostScript laser printer or Versatec plotter.
- Key constraint: "vlsimm" processes Manhattan rectangles only - internal algorithms are all vertex-based for maximum speed. Process design rules disallow non-Manhattan geometry on all layers.

MU 0020444

CONFIDENTIAL


REDACTED

CONFIDENTIAL

MicroUnity Systems Engineering, Inc.

CONFIDENTIAL

MU 0020445





Pattern file: "199991800.03" Created:

REDACTED

INCROYUNY CONFIDENTIAL

CONFIDENTIAL

MU 0020446




Pattern file: '199991800.03' Created:

REDACTED

CONFIDENTIAL

CONFIDENTIAL

MU 0020447




Pattern file: "199991800.03" Created:

REDACTED

MICROUNITY CONFIDENTIAL

MU 0020448

CONFIDENTIAL




Pattern file: "199991800.03" Created:

REDACTED

MICROQUITY CONFIDENTIAL

MU 0020449

CONFIDENTIAL




Pattern file: "19999 1800.03" Created:

REDACTED MICROFILM CONFIDENTIAL.

CONFIDENTIAL

MU 0020450



Pattern file: "198991800.03" Created: REDACTED

MICROJUNTY CONFIDENTIAL

MICROUNITY CONFIDENTIAL

CONFIDENTIAL

MU 0020451

WAVE 3 METALS ORIGINAL METALS
METAL 3 SURFACE PROFILES FOR METAL 4

